

937308

PC/EP01/00815



Europäisches
Patentamt

European
Patent Office

Office européen
des brevets

REC'D 16 FEB 2001

WIPO

PCT

Bescheinigung

Certificate

Attestation

EP01/815 JKU

Die angehefteten Unterlagen stimmen mit der ursprünglich eingereichten Fassung der auf dem nächsten Blatt bezeichneten europäischen Patentanmeldung überein.

The attached documents are exact copies of the European patent application described on the following page, as originally filed.

Les documents fixés à cette attestation sont conformes à la version initialement déposée de la demande de brevet européen spécifiée à la page suivante.

Patentanmeldung Nr. Patent application No. Demande de brevet n°

00103154.1

**PRIORITY
DOCUMENT**
SUBMITTED OR TRANSMITTED IN
COMPLIANCE WITH RULE 17.1(a) OR (b)

Der Präsident des Europäischen Patentamts;
Im Auftrag

For the President of the European Patent Office

Le Président de l'Office européen des brevets
p.o.

I.L.C. HATTEN-HECKMAN

DEN HAAG, DEN
THE HAGUE,
LA HAYE, LE

09/02/01

THIS PAGE BLANK (USPTO)



Europäisches
Patentamt

European
Patent Office

Office européen
des brevets

**Blatt 2 der Bescheinigung
Sheet 2 of the certificate
Page 2 de l'attestation**

Anmeldung Nr.:
Application no.:
Demande n°: 00103154.1

Anmeldetag:
Date of filing:
Date de dépôt: 16/02/00

Anmelder:
Applicant(s):
Demandeur(s):
Semiconductor 300 GmbH & Co. KG
01099 Dresden
GERMANY

Bezeichnung der Erfindung:
Title of the invention:
Titre de l'invention:

Process for planarization and recess etching of polysilicon in an overfilled trench

In Anspruch genommene Priorität(en) / Priority(ies) claimed / Priorité(s) revendiquée(s)

Staat:
State:
Pays:

Tag:
Date:
Date:

Aktenzeichen:
File no.
Numéro de dépôt:

Internationale Patentklassifikation:
International Patent classification:
Classification internationale des brevets:

H01L21/3213, H01L27/108, H01L21/763, H01L21/8242

Am Anmeldetag benannte Vertragsstaaten:
Contracting states designated at date of filing: AT/BE/CH/CY/DE/DK/ES/FI/FR/GB/GR/IE/IT/LI/LU/MC/NL/PT/SE/TR
Etats contractants désignés lors du dépôt:

Bemerkungen:
Remarks:
Remarques:

See for original title page 1 of the description

THIS PAGE BLANK (USPTO)

16. Feb. 2000

Description

Process for Planarization and recess etching of integrated circuits

5

For a number of uses, e.g. for the fabrication of capacitors within integrated circuits, cavities are created in the lower layer of the circuit. Such cavities are generally called trenches. In the case of the formation of a capacitor, such cavity is also called a deep trench.

Conventionally, a trench is formed in the single crystal silicon and then later filled with poly silicon which is deposited onto the entire surface of the wafer containing the integrated circuit and including the trench. This is done, for example with a low pressure chemical vapour deposition process. The deposition leads to a layer which completely fills the trench. To ensure that the trench is completely filled, the trench is overfilled which leads to a poly silicon layer with minor indentations which indicate the location of the trenches.

After deposition of the poly silicon, the excessive poly silicon must be removed. This is conventionally done by two process steps which are called Planarization and Recess etch. In the first step, a CMP process is utilised to remove any poly silicon from the uppermost surface. In order to not impair the structure of the silicon, a nitride layer is provided which is deposited onto the silicon prior to the formation of the trench. This nitride layer acts as an etch and polish stop layer. The CMP planarization is processed

2

with a fixed time. This provides the opportunity to overpolish the poly silicon. Next, the recess etch step, a plasma etch process, is used to remove some of the poly silicon from within the trenches.

5

This known process has a severe disadvantage, though. While all other poly silicon planarizations employed in the manufacturing of integrated circuits can be done within integrated processes, the CMP process of this planarization has to be handled separately. This complicates the planarization, increases risk to damages and results in higher cost.

It is therefore the object of the present invention to modify this planarization step and the recess etch step in order to arrive at a process which can be better integrated.

This object is solved by the provision of a process according to independent claim 1. Further advantageous features, aspects and details of the invention can be derived from the dependent claims, the description, and the drawings.

The invention is hence directed to a process for forming a recess in at least one poly silicon overfilled trench in an integrated circuit, comprising the following steps:

- uniformly etching the poly silicon overfill layer;
- stopping the etching before the poly silicon layer is completely removed from the surface of the integrated circuit; and

3

-recess etching the polysilicon layer with microtrenching properties for forming a substantially planar recess near the top of the at least one trench.

5

By the process according to the invention, the CMP process step which was hitherto necessary, can be entirely avoided. The inventive process allows an integrated approach, so that an interruption is no longer needed.

10

The etching step may comprise a plasma etching. In general, this step will be performed as any plasma etching commonly known to be suitable for etching poly silicon layers, e.g. with a high density plasma etch tool, i.e. a particular kind of plasma chamber.

15

The time to stop the etching is preferably determined based on measuring the layer thickness of the poly silicon layer. By monitoring the thickness of the remaining poly silicon layer, the inventive process can be fine tuned to achieve the desired aim.

20

Such measuring of the thickness of the poly silicon layer can be performed by interference spectrometry which allows a precise measurement of the thickness. The interference spectroscopy uses the reflection of the emitted waves from surfaces. Throughout the etching process, when the thickness of the poly silicon layer decreases below a certain threshold, the layer becomes transparent for the incident light which is then also partly reflected from the next surface, e.g. the base silicon or a further layer overlaying this silicon.

25

30

Such a further layer may be a nitride layer which is interposed between the silicon of the integrated circuit and the poly silicon layer. Depositing such a layer on the surface of the silicon is in fact a routine measure in order to protect the silicon from undesired degradation throughout the manufacturing steps of integrated circuits.

Accordingly, the interference spectrometry may use the poly silicon layer and the nitride layer as the two reflective surfaces required for interference spectroscopy.

The thickness of the poly silicon layer which should remain on the surface depends on the particular geometric conditions of the trench and the thickness of the poly silicon layer intended upon the bottom of the trench. In many typical applications, like the forming of capacitors, the etching will be stopped when the remaining poly silicon layer is between 10 and 30 nm thick.

The etching can e.g. be stopped when the remaining poly silicon layer is about 20 nm thick. This value has been proven to be useful in the manufacturing of capacitors in DRAM structures.

The thickness of the layer correlates with the values determined by interference spectroscopy. The correlation does not need to be calculated, but may be determined experimentally. For this purpose, the etching of samples is stopped, their values for spectrometry is determined, and a cross section of same is subjected to electron microscopy, where the thickness of the poly silicon layer can easily be determined. Through this approach, the spectroscopic value for a particular thickness can easily be determined.

The wavelength of the emitted light depends on the use of a particular model of spectrometer and the concrete application. A wavelength of 257 nm was found to be suitable
5 for most applications.

The recess etch step gives the poly silicon layer its final thickness and shape. Therefore, it must fulfil particular requirements. The inventors have found out that the recess
10 etching is advantageously performed using hydrogen bromide, chlorine, and/or a helium/oxygen mixture. Due to the effect of microloading, one gets a higher etch rate within the trench, compared to the overfill areas (areas on top of the nitride). This beneficial effect results in the desired,
15 substantially planar surface of the finished poly silicon layer within the trench, since it compensates for the initially bulged periphery of the poly silicon material at the trench.

20 The trench formed with the present invention might e.g. form part of a capacitor. The manufacturing of a capacitor is in fact a very preferred application of the present invention and was the initial reason for the inventor's search for improving the planarization and the recess process.

25 It is further preferred that the poly silicon layer is deposited onto the integrated circuit by a low pressure chemical vapour deposition step.

30 In the following, the invention will be further explained and detailed. Reference will be taken to the figures, in which:

Fig.1 shows the inventive process for planarization;

Fig. 2 shows an electron microscopy photographs of a trench made by a prior art process in several stages of manufacturing; and

5

Fig. 3 shows an electron microscopy photographs of a trench made by the inventive process in several stages of manufacturing.

10 In the present invention, the hitherto employed step of CMP for planarizing has been replaced by an etch step which can easily be integrated into the whole manufacturing process of integrated circuits. The progress of etching the poly silicon layer is preferably monitored by measuring its remaining
15 thickness. Finally, the poly silicon in the trenches is removed by recess etching until only a substantially planar poly silicon layer within the trenches remains.

Fig. 1 schematically illuminates the inventive process by
20 showing the consecutive stages of a silicon surface viewed in cross section. Fig. 1 A shows the initial state of the surface before any poly silicon is deposited onto it. The silicon 1 containing the circuit structures is overlayed by a nitride layer 2. Through both layers extend the trenches 3,
25 e.g. deep trenches for capacitors. As shown in Fig. 1 B, the entire surface of the integrated circuits, i.e. the wafer, is then covered with a poly silicon layer 4 (called an "overfill" outside the trenches) which also fills the trenches 3 with a plug 5.

30

The inventive process starts with a first etch step. This process step may be typically run at a pressure of 0,4 Pascal with a source power of about 1500 W and a bias power of about

120 W. As etch gases, CF_4 and SF_6 may be used. The flow rate for CF_4 may e.g. be from 40 to 60 sccm (standard cubic centimeters per minute), e.g. 52 sccm, while the flow rate for SF_6 could preferably be 30 to 50 sccm, e.g. 43 sccm. The process time will under such conditions preferably be about 30 seconds. These parameters may however be varied according to the general knowledge of a person skilled in the art. The result of the first etch step is shown in Fig. 1 C. The thickness of the poly silicon overfill layer 4 has been substantially reduced, while the plugs remain unchanged. However, depending on the particular formation of the process, also a portion of the plugs 5 could be removed at the first etch step. When the etching has led to the result shown in Fig. 1 C, the etch step is stopped, and a further etch step, a recess etching with microtrenching properties is started which removes portions of the plugs 5. Conditions for this process may typically comprise a pressure of 0,53 Pascal at a source power of about 960 W and a bias power of about 240 W. The flow rate for Cl_2 may e.g. be 135 sccm, the flow rate for HBr may preferably be 40 to 50 sccm, e.g. 45 sccm, and the flow rate for He/O_2 may preferably be 10 to 25 sccm, e.g. 16 sccm. The process time will under such conditions preferably be about 30 seconds. Variations of these parameters are possible and will be contemplated by skilled persons. The result of this etch step is shown in Fig. 1 D. In this example, the poly silicon layer 4 was removed altogether, as preferred. Alternatively, a very thin poly silicon overfill layer may still remain on nitride layer 2. The plugs 5 are also eroded, while a substantially planar surface of the plug is formed. This lead to a recess 6 having the desired depth within the trench. In the example shown, the plug is no longer in contact with the nitride layer 2.

This however, may depend on the concrete embodiment and the requirements and kinds of the manufactured trenches.

Fig. 2 shows photographs of an electron microscopy of cross
5 sections of material treated according to prior art
processes. In Fig. 2 A, there is shown a wafer close to its
surface after the poly silicon layer has been deposited and
prior to planarization. In this photograph, the surface runs
10 from the middle of the upper edge to the middle of the right
edge. The same reference numerals indicate the same
structures as in Fig. 1.

Fig. 2 B which is rotated relative to Fig. 2 A, shows the
surface of the wafer after the CMP step. The poly silicon
15 overfill is completely removed, while the plugs 5 still
remain in the trenches. In Fig. 2 C, finally, the end product
after the etching is shown. As can be recognised from the
figure, the trench 3 shows a niche in the silicon layer 1
where it confronts the nitride layer 2.

20 Fig. 3 shows an example for trenches manufactured according
to the invention. Fig. 3 A corresponds to Fig. 2 A. Fig. 3 B
shows the surface of the wafer after the first etching step.
As can be seen, there is still a thin poly silicon overfill
25 layer 4 overlaying the nitride layer 2. After the second
etching, the recess etch step, the recesses 6 are formed and
the poly silicon overfill layer 4 is completely removed, as
can be seen from Fig. 3 C. These recesses 6 show smoother
walls than the recesses produced by the prior art CMP
30 process.

The process according to the invention allows for the
production of recesses, e.g. in capacitor trenches, with

9

integrated circuits. The invention is particularly useful as an integrated planarization process for low aspect ratio recess etching. The inventive process results in a reduction of cycle time due to the integrated processing made possible.

5 The total production and tool cost is reduced by eliminating the unfavourable CMP step. Further, no tool modifications are required, so that available resources can be used.

THIS PAGE BLANK (USPTO)

10

EPO-Munich
51

16. Feb. 2000

Claims

1. Process for forming a recess in at least one poly silicon
overfilled trench in an integrated circuit, comprising the
5 following steps:

-uniformly etching the poly silicon overfill layer (4);

10 -stopping the etching before the poly silicon layer (4) is
completely removed from the surface of the integrated
circuit; and

-recess etching the poly silicon layer (4) with
microtrenching properties for forming a substantially planar
15 recess (6) near the top of the at least one trench (3).

2. Process according to claim 1, characterised in that the
etching comprises a plasma etching.

20 3. Process according to claim 1 or 2, characterised in that
the stopping of the etching is decided based on measuring the
layer thickness of the poly silicon layer (4).

25 4. Process according to claim 3, characterized in that the
thickness of the poly silicon layer (4) is measured by
interference spectrometry.

30 5. Process according to any of claims 1 to 4, characterised
in that a nitride layer (2) is interposed between the silicon
(1) of the integrated circuit and the poly silicon layer (4).

11

6. Process according to claim 5, characterised in that the interference spectrometry uses the poly silicon layer (4) and the nitride layer (2).
- 5 7. Process according to any of claim 1 to 6, characterised in that the etching is stopped when the remaining poly silicon layer (4) is between 10 and 30 nm thick.
- 10 8. Process according to claim 7, characterised in that the etching is stopped when the remaining poly silicon layer (4) is about 20 nm thick
- 15 9. Process according to any of claims 1 to 8, characterised in that the recess etching is performed using hydrogen bromide, chlorine, and/or a helium/oxygen mixture.
10. Process according to any of claims 1 to 9, characterised in that the trench (3) is part of a capacitor.
- 20 11. Process according to any of claims 1 to 10, characterised in that the poly silicon layer (4) is deposited onto the integrated circuit by a low pressure chemical vapour deposition process.

1

List of reference numerals

- 1 silicon layer
- 2 nitride layer
- 3 trench
- 4 poly silicon layer
- 5 plug
- 6 recess

EPO-Munich
51

1 6. Feb. 2000

EPO-Munich
51

16. Feb. 2000




Fig. 1






Fig. 2 5
PRIOR ART

16-02-2000

00P 1279

EP00103154.1

DRAW






Fig. 3

EPO-Munich
51

16 Feb. 2000

12

Abstract

Process for Planarization and recess etching of integrated circuits

5

The invention is directed to a process for forming a recess in at least one poly silicon overfilled trench in an integrated circuit, comprising the following steps: uniformly etching the poly silicon overfill layer (4); stopping the etching before the poly silicon layer (4) is completely removed from the surface of the integrated circuit; and recess etching the polysilicon layer (4) with microtrenching properties for forming a substantially planar recess (6) near the top of the at least one trench (3).

15

THIS PAGE BLANK (USPTO)